

General Description

The MAX4928A/MAX4928B high-speed passive switches route PCI Express® (PCIe) data and/or DisplayPort™ signals between two possible destinations in desktop or laptop PCs. The MAX4928A is intended to be used with the ATX form factor desktop PCs, while the MAX4928B is expected to be used in the BTX form factor.

The MAX4928A/MAX4928B are hex double-pole/double-throw (6 x DPDT) switches. The MAX4928A/ MAX4928B feature a single digital control input (SEL) to switch signal paths and a latch input (LE) that holds the switches in a given state.

The MAX4928A/MAX4928B are fully specified to operate from a single +3.3V (typ) power supply. The MAX4928A/MAX4928B are available in an industry standard 5mm x 11mm, 56-pin TQFN package. Both devices operate over the -40°C to +85°C extended temperature range.

Applications

Desktop PCs

Notebook PCs

PCI Express is a registered trademark of PCI-SIG.

DisplayPort is a trademark of Video Electronics Standards Association (VESA).

Features

- ♦ Single +3.3V Power Supply Voltage
- ♦ Supports PCle Gen I, Gen II, and DisplayPort Data Rates > 5Gbps
- ♦ Excellent Return Loss > 12dB at 2.5GHz
- ♦ Six Bidirectional Pairs of Switches All Switching in One Device
- ♦ Low 800µA (max) Supply Current
- ♦ Small 5mm x 11mm, 56-Pin TQFN Package
- **♦ Industry Standard Pinouts**

Ordering Information

PART	PIN-PACKAGE	PKG CODE		
MAX4928AETN+	56 TQFN-EP	T56511-1		
MAX4928BETN+	56 TQFN-EP	T56511-1		


Note: All devices are specified over the -40°C to +85°C temperature range.

+Denotes a lead-free package.

EP = Exposed paddle.

Typical Operating Circuit appears at end of data sheet.

Pin Configurations



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND, unless otherwise noted.) VDD0.3V to +4V
LE, SEL, IN_, X_, OUT_, D_, TX_, HPD_, RX_, AUX_
(Note 1)0.3V to + (V _{DD} + 0.3V) IV _{IN} - V _{TX} I, IV _{IN} - V _D I, IV _X - V _{HPD} I, IV _X - V _{RX1} I,
VOUT VAUX_I, IVOUT VRX0_I (Note 1)
Continuous Current (IN_ to D_/TX_, X_ to HPD_/RX1_,
OUT_ to AUX_/RX0±70mA Peak Current (IN to D /TX , X to HPD /RX1 , OUT to
AUX_/RXO_) (pulsed at 1ms, 10% duty cycle)±70mA Continuous Current (LE, SEL)±30mA

Peak Current (LE, SEL)	
(pulsed at 1ms, 10% duty cycle)±70mA	١
Continuous Power Dissipation ($T_A = +70^{\circ}C$) for Multilayer Board	
56-Pin TQFN (derate 41.0mW/°C above +70°C)3279mW	/
Operating Temperature Range40°C to +85°C)
Junction Temperature+150°C	
Storage Temperature Range65°C to +150°C)
Package Junction-to-Ambient Thermal Resistance (θ_{JA})	
(Note 2)24.4°C/W	/
Package Junction-to-Case Thermal Resistance (θ _{JC})	
(Note 2)1.5°C/W	
Lead Temperature (soldering)+300°C)

- Note 1: Signals on IN_, X_, OUT_, D_, TX_, HPD_, RX_, or AUX_, LE, SEL exceeding V_{DD} or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.
- **Note 2:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a 4-layer board. For detailed information on package thermal considerations, see www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +3.3V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{DD} = +3.3V, T_A = +25^{\circ}C, \text{ unless otherwise noted.}$ (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG SWITCH						•
Analog Signal Range	IN_, X_, OUT_, D_, TX_, HPD_, RX_, AUX_		-0.1		(V _{DD} - 1.8)	V
Voltage Between IN and D/TX, X and HPD/RX1, and OUT and AUX/RX0	IV _{IN_} - V _{TX_} I, IV _{IN_} - V _{D_} I, IV _{X_} - V _{HPD_} I, IV _{X_} - V _{RX1_} I, IV _{OUT_} - V _{AUX_} I, IV _{OUT_} - V _{RX0_} I		0		1.8	V
On-Resistance	R _{ON}	I _{IN} _ = I _X _ = I _{OUT} _ = 15mA, V _D _, V _{TX} _, V _{HPD} _, V _{AUX} _, or V _{RX} _ = 0V, +1.2V		8		Ω
On-Resistance Match Between Pairs of Same Channel	ΔR _{ON}	$V_{DD} = +3.0V$, $I_{IN} = I_{X} = I_{OUT} = 15mA$, V_{D} , V_{TX} , V_{HPD} , V_{AUX} , or $V_{RX} = 0V$ (Notes 4, 5)		0.1	1	
On-Resistance Match Between Channels	ΔR _{ON}	$V_{DD} = +3.0V$, $I_{IN} = I_X = I_{OUT} = 15mA$, V_{D} , V_{TX} , V_{HPD} , V_{AUX} , or $V_{RX} = 0V$ (Notes 4, 5)		1.5	4	Ω
On-Resistance Flatness	RFLAT(ON)	V _{DD} = +3.0V, I _{IN} = I _X = I _{OUT} = 15mA, V _D , V _{TX} , V _{HPD} , V _{AUX} , or V _{RX} = 0V, +1.2V (Notes 5, 6)		3	1.5	Ω

ELECTRICAL CHARACTERISTICS (continued)

(V_{DD} = +3.3V ±10%, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at V_{DD} = +3.3V, T_A = +25°C, unless otherwise noted.) (Note 3)

PARAMETER SYMBOL CONDITIONS				TYP	MAX	UNITS
D_ or TX_/ HPD_ or RX1_/ AUX_ or RX0_ Off-Leakage Current	akage ID_ (OFF) ITX_ (OFF) ITX_ (OFF) IHPD_ (OFF) IRX1_ (OFF) IAUX_ (OFF) IRX0_ (OFF)		-1		+1	μΑ
IN_/X_/OUT_ On-Leakage Current	IIN_ (ON) IX_ (ON) IOUT_ (ON)	V _{DD} = +3.6V , V _{IN} = V _X = V _{OUT} = 0V, +1.2V; V _D or V _{TX} = V _{IN} or unconnected, V _{HPD} or V _{RX1} = V _X or unconnected, V _{AUX} or V _{RX0} = V _{OUT} or unconnected	-1		+1	
DIGITAL SIGNALS						
SEL to Switch Turn-On Time	tON_SEL	$\begin{split} &V_{D_} \text{ or } V_{TX_} = +1.0 V, R_L = 50 \Omega, \\ &V_{HPD_} \text{ or } V_{RX1_} = +1.0 V, R_L = 50 \Omega, \\ &V_{AUX_} \text{ or } V_{RX0_} = +1.0 V, R_L = 50 \Omega, \\ &LE = V_{DD}, C_L = 100 \text{pf (Figure 1)} \end{split}$		55	120	ns
SEL to Switch Turn-Off Time	toff_SEL	$\begin{split} &V_{D_} \text{ or } V_{TX_} = +1.0V, R_L = 50\Omega, \\ &V_{HPD_} \text{ or } V_{RX1_} = +1.0V, R_L = 50\Omega, \\ &V_{AUX_} \text{ or } V_{RX0_} = +1.0V, R_L = 50\Omega, \\ &LE = V_{DD}, C_L = 100pf (\text{Figure 1}) \end{split}$		8	50	ns
LE Setup Time SEL to LE	tsu	$\begin{split} &V_{D_} \text{ or } V_{TX_} = +1.0 V, R_L = 50 \Omega, \\ &V_{HPD_} \text{ or } V_{RX1_} = +1.0 V, R_L = 50 \Omega, \\ &V_{AUX_} \text{ or } V_{RX0_} = +1.0 V, R_L = 50 \Omega \\ &(\text{Figure 1}) \end{split}$		2		ns
LE Hold Time SEL to LE	[†] HOLD	$\begin{split} &V_{D_} \text{ or } V_{TX_} = +1.0V, \ R_L = 50\Omega, \\ &V_{HPD_} \text{ or } V_{RX1_} = +1.0V, \ R_L = 50\Omega, \\ &V_{AUX_} \text{ or } V_{RX0_} = +1.0V, \ R_L = 50\Omega, \\ &(\text{Figure 1}) \end{split}$		2		ns
LE Minimum Pulse-Width Low	tw	$\begin{split} &V_{D_} \text{ or } V_{TX_} = +1.0 V, R_L = 50 \Omega, \\ &V_{HPD_} \text{ or } V_{RX1_} = +1.0 V, R_L = 50 \Omega, \\ &V_{AUX_} \text{ or } V_{RX0_} = +1.0 V, R_L = 50 \Omega \\ &(\text{Figure 1}) \end{split}$	40			ns
D:" : 11 :: 1		f = 2.5GHz		-1.5		
Differential Insertion Loss (Figure 2)	S _{DD21}	f = 5.0GHz		-3.3		dB
3,		f = 7.5GHz		-4.9		
	_	f = 2.5GHz		-40		<u> </u>
Differential Crosstalk (Figure 2)	SDDCTK	f = 5.0GHz		-23		dB
Differential Off Is 1 in	0	f = 7.5GHz		-28		-ID
Differential Off-Isolation	S _{DD21_OFF}	f = 3.0GHz		-22		dB
Differential Datum Land (Figure 2)	C-	f = 2.8GHz		-21		410
Differential Return Loss (Figure 2)	S _{DD11}	f = 5.0GHz		-8		dB
		f = 7.5GHz		-7		

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{DD} = +3.3V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{DD} = +3.3V, T_A = +25^{\circ}C, \text{ unless otherwise noted.}$ (Note 3)


PARAMETER	SYMBOL	CONDITIONS MIN		TYP	MAX	UNITS
Signal Data Rate	BR	$R_S = R_L = 100\Omega$ balanced		10		Gbps
Differential -3dB Bandwidth	DBW	$R_S = R_L = 100\Omega$ balanced		5		GHz
LOGIC INPUT (LE, SEL)						
Input Logic-High	VIH		1.4	1.4		V
Input Logic-Low	VIL			0.5		V
Input Logic Hysteresis	VHYST			100		mV
Input Leakage Current	I _{IN}	V _{IN} = 0 or V _{DD}	-1	-1 +1		μΑ
POWER SUPPLY						
Power Supply Range	V _{DD}		3.0		3.6	V
V _{DD} Supply Current	IDD	$V_{IN} = 0$ or V_{DD}		850		μΑ


- Note 3: All units are 100% production tested at TA = +85°C. Limits over the operating temperature range are guaranteed by design and characterization and are not production tested.
- **Note 4:** $\Delta R_{ON} = R_{ON} (MAX) R_{ON} (MIN)$.
- Note 5: Guaranteed by design. Not production tested.
- **Note 6:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$























Test Circuits/Timing Diagrams




Figure 1. Switching Time

Test Circuits/Timing Diagrams (continued)




Figure 2. Differential On-Loss, Differential Off-Isolation, and Differential Crosstalk

Pin Description

PIN					
MAX4928A	MAX4928B	NAME	FUNCTION		
1, 11, 16, 20, 21, 28, 29, 35, 48, 49, 56	1, 11, 16, 20, 21, 28, 29, 35, 48, 49, 56	GND	Ground		
2	4	IN0+	Analog Switch 1—Common Positive Terminal		
3	5	INO-	Analog Switch 1—Common Negative Terminal		
4	7	IN1+	Analog Switch 2—Common Positive Terminal		
5	8	IN1-	Analog Switch 2—Common Negative Terminal		
6, 17, 22, 27, 34, 50, 55	6, 17, 22, 27, 34, 50, 55	V_{DD}	Positive Supply Voltage Input. Connect V_{DD} to a +3.0V to +3.6V supply voltage. Bypass V_{DD} to GND with a 0.1 μ F ceramic capacitor placed as close as possible to the device. See the <i>Board Layout</i> section.		
7	9	IN2+	Analog Switch 3—Common Positive Terminal		
8	10	IN2-	Analog Switch 3—Common Negative Terminal		
9	12	IN3+	Analog Switch 4—Common Positive Terminal		
10	13	IN3-	Analog Switch 4—Common Negative Terminal		
12	14	OUT+	Analog Switch 5—Common Positive Terminal		
13	15	OUT-	Analog Switch 5—Common Negative Terminal		
14	18	X+	Analog Switch 6—Common Positive Terminal		
15	19	X-	Analog Switch 6—Common Negative Terminal		
18	2	SEL	Control Signal Input		
19	3	LE	Latch Enable Input		
23	30	HPD2	Analog Switch 6—Normally Open Negative Terminal		
24	31	HPD1	Analog Switch 6—Normally Open Positive Terminal		
25	32	AUX-	Analog Switch 5—Normally Open Negative Terminal		
26	33	AUX+	Analog Switch 5—Normally Open Positive Terminal		
30	23	RX1-	Analog Switch 6—Normally Closed Negative Terminal		
31	24	RX1+	Analog Switch 6—Normally Closed Positive Terminal		
32	25	RX0-	Analog Switch 5—Normally Closed Negative Terminal		
33	26	RX0+	Analog Switch 5—Normally Closed Positive Terminal		
36	44	D3-	Analog Switch 4—Normally Open Negative Terminal		
37	45	D3+	Analog Switch 4—Normally Open Positive Terminal		
38	46	D2-	Analog Switch 3—Normally Open Negative Terminal		
39	47	D2+	Analog Switch 3—Normally Open Positive Terminal		
40	51	D1-	Analog Switch 2—Normally Open Negative Terminal		
41	52	D1+	Analog Switch 2—Normally Open Positive Terminal		
42	53	D0-	Analog Switch 1—Normally Open Negative Terminal		
43	54	D0+	Analog Switch 1—Normally Open Positive Terminal		
44	36	TX3-	Analog Switch 4—Normally Closed Negative Terminal		
45	37	TX3+	Analog Switch 4—Normally Closed Positive Terminal		
46	38	TX2-	Analog Switch 3—Normally Closed Negative Terminal		

__ /N/XI/N

Pin Description (continued)

PIN		NAME	EUNCTION
MAX4928A	MAX4928B	NAME	FUNCTION
47	39	TX2+	Analog Switch 3—Normally Closed Positive Terminal
51	40	TX1-	Analog Switch 2—Normally Closed Negative Terminal
52	41	TX1+	Analog Switch 2—Normally Closed Positive Terminal
53	42	TX0-	Analog Switch 1—Normally Closed Negative Terminal
54	43	TX0+	Analog Switch 1—Normally Closed Positive Terminal
_	_	EP	Exposed Pad. Connect EP to GND. Exposed pad internally connected to GND.

Detailed Description

The MAX4928A/MAX4928B high-speed passive switches route PCI Express (PCIe) data and/or DisplayPort signals between two possible destinations. The MAX4928A/MAX4928B are ideal for routing signals between a graphics memory controller hub (GMCH) and either a DisplayPort or PCIe connector.

The MAX4928A/MAX4928B feature a single digital control input (SEL) to switch signal paths and a latch input (LE) that holds the switches in a given state.

Digital Control Input (SEL)

The MAX4928A/MAX4928B provide a single digital control input (SEL) to select the signal path between the IN_ and D_/TX_, X_ and HPD_/RX1_, and OUT_ and AUX_/RX0_ channels. The truth tables for the MAX4928A/MAX4928B are depicted in the *Functional Diagrams/Truth Table*. Drive SEL rail-to-rail to minimize power consumption.

Latch Control Input (LE)

The MAX4928A/MAX4928B provide a single digital control input (LE) to latch the signal paths between the IN_ and D_/TX_, X_ and HPD_/RX1_, and OUT_ and AUX_/RX0_ channels. When LE is driven high, the switches are held in their previous state, regardless of the input signal to SEL. Drive LE rail-to-rail to minimize power consumption.

Analog Signal Levels

The MAX4928A/MAX4928B accept standard PCIe signals to a maximum of (V_{DD} - 1.8V). Signals on the IN_+ channels are routed to either the D_+ or TX_+ channels, signals on the X+ channel are routed to either HPD1 or RX1+ channels, and signals on the OUT+ channel are routed to either AUX+ or RX0+ channels. Signals on the

IN_- channels are routed to either the D_- or TX_- channels, signals on the X- channel are routed to either HPD2 or RX1- channels, and signals on the OUT- channel are routed to either AUX- or RX0- channels. The MAX4928A/MAX4928B are bidirectional switches, allowing IN_, X_, OUT_, D_, TX_, HPD_, RX_, and AUX_ to be used as either inputs or outputs.

Applications Information

DisplayPort/PCIe Switching


The MAX4928A/MAX4928B primary applications are aimed to switch between a GMCH and either a DisplayPort or PCIe connector. The MAX4928A/MAX4928B contain n-channel switches to permit differential signals to be selected between a PCIe Gen II socket or to a DisplayPort connector. Each device handles up to six pairs of signals. The DisplayPort signal is an AC-coupled 8b/10b encoded differential signal ranging up to 2.7 Gbps. The PCIe Gen I and Gen II signals are AC-coupled, 8b/10b encoded differential signals ranging up to 5.0Gbps.

Board Layout


High-speed switches require proper layout and design procedures for optimum performance. Keep design-controlled impedance PCB traces as short as possible or follow impedance layouts per the PCle specification. Ensure that power-supply bypass capacitors are placed as close as possible to the device. Multiple bypass capacitors are recommended. Connect all grounds and the exposed pad to large ground planes.

PROCESS: CMOS

Functional Diagram/Truth Table




_Typical Operating Circuit



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS								
REF.	MIN.	MIN. NOM. MAX.						
Α	0.70	0.75	0.80					
A1	0	-	0.05					
A3	C	.20 REF	•					
b	0.20	0.20 0.25 0.30						
D	4.90	5.00	5.10					
E	10.90	11.00	11.10					
е	C	.50 BSC						
k	0.25	0.25						
L	0.30	0.40	0.50					
N		56						
ND	8							
NE	20							

		EXPOSED PAD VARIATIONS								
		D2		E2						
PKG. CODE	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.				
T56511-1	2.30	2.40	2.50	8.30	8.40	8.50				

- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.

- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
 3. N IS THE TOTAL NUMBER OF TERMINALS.

 4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
- 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08mm.
- WARPAGE SHALL NOT EXCEED 0.10mm
- MARKING IS FOR PACKAGE DRIENTATION PURPOSE DNLY.
- <u>10</u> LEAD CENTERLINES TO BE AT DEFINED BY DIMESION € ±0.05.

-DRAWING NOT TO SCALE-



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.